A large dynamic-range Variable Gain Amplifier (VGA) suitable for Ultra Wide Band (UWB) applications is presented. The VGA is composed of three programmable variable gain amplifier stages followed by an output buffer. Such wide bandwidth allows our proposed VGA to be used in multi-standard protocols. Power reduction is developed for the variable gain amplifier stages. Thorough analyses of the mid-band gain and noise are presented; and design tradeoffs are carefully handled. The VGA circuit is designed and simulated in 0.13 µm IBM-CMOS process; the overall VGA with buffer consumes 25 mA from a 1.5 V supply. The VGA achieves 54.5 dB dynamic-range (DR), 17.6 dBm IIP3, -42.31 dB THD at peak-to-peak differential output voltage of 1 V, and frequency 400 MHz. Moreover; the proposed circuit reports a good noise performance; the average integrated noise is 121.6 nV/Hz at minimum gain of -0.5 dB.
Introduction
The variable gain amplifier (VGA) is an indispensable building block to maximize the dynamic range of modern wireless communication systems [1] , [2] . It is also widely used in medical equipment, hearing aids, disk drives, and so on [3] - [5] . A VGA is typically employed in a feedback loop to realize automatic gain control (AGC). The VGA of an AGC loop is used to control the transmission signal power or to adjust the received signal amplitude. There are two possible approaches to control the gain of the VGA. One is to build a discrete gain step VGA with a digital control signal [6] , [7] ; and the other is to design a VGA controlled by an analog gain-control signal [1] - [5] . Basically, digitallycontrolled VGAs use binary weighted arrays of resistors or capacitors for gain variations whereas analog-controlled VGAs adopt a variable transconductance or a variable resistance to control the gain. VGA circuits based on various technologies such as bipolar, BiCMOS, and CMOS have been introduced in the literature (e.g. [1] - [4] ).
An important VGA requirement is to have a linear-in-decibel gain control characteristic, where the gain of the VGA changes exponentially with the control signal. The exponential gain control is required to achieve a wide dynamic-range and to maintain the AGC loop settling-time independent of the input signal level [8] .
Another important aspect of a wideband VGA is to attain a large bandwidth. There are many systems for high-speed data communications such as ultra-wideband (UWB) systems, wireless local area networks (LANs), and Bluetooth. These systems provide a high data rate with relatively low power consumption in short-range wireless communications. For high-speed data communication, the bandwidth of a VGA must be very wide. Therefore, a wideband VGA is a key component.
While the density of the devices in Nanoscale technology is continually increasing, the interconnect lines across a chip increase significantly. Such long interconnects mandate the requirement of driving large capacitances [12] - [15] . Moreover, in some situations, circuits should have large fan-out. For these reasons, buffers are frequently used in analog and mixed signal circuits. Well-designed buffers should drive large capacitive load with wide bandwidth, minimum power consumption, low distortion, and low loading effect.
In this paper, we propose a new highly-linear wideband variable gain amplifier VGA. Our VGA parameters are compared to [17] - [20] to clarify the merits of the proposed circuit. It could obtain a high linearity, wide bandwidth, and large dynamic-range with large capacitive load and high swing.
Section II describes the architecture of the proposed wideband VGA supported by VGA-cell analysis. The design of the main blocks in the VGA is also explained. Noise and linearity performance of the VGA are analyzed. The implementation and simulation results are presented in Section III. The results are also analyzed and discussed. Conclusions are given in section IV.
Wideband CMOS variable gain amplifier
The proposed variable gain amplifier VGA, as shown in Fig. 1 , consists of a number of variable gain amplifier stages (cells) followed by a buffer to drive the load. A binary control-word is used to control the gain of the variable gain amplifiers. The bandwidth of such variable gain amplifier cell should be so wide that the overall bandwidth of the whole VGA design is achieved. In this section, we introduce a three-stage configuration to implement the VGA with wide bandwidth, in which all VGA-cells are identical. The Variable Gain Amplifier (VGA)-cells implementation is considered and analyzed here. A novel VGA-cell, based on the Flipped Voltage Follower (FVF) [11] technique, is proposed with modifications to increase the headroom for the output swing and to enhance the transconductance of the VGA-cell. A new topology for the output buffer is also described and analyzed.
Variable gain amplifier cell
The complete circuit of the proposed VGA-cell is shown in Fig. 2 . It demonstrates the signal-processing circuit, the common-mode-feedback circuit, and the bias circuit. The VGA-cell consists of a CMOS differential amplifier, in which the R f and R s are used to vary the gain. Cs is inserted to widen out the bandwidth. M 1 and M 2 are used to transfer the differential-voltage signal across R s , which in turn is converted into differential-current flowing through M 3 and M 4 . The differential signal current is mirrored to the output branches through M 5 and M 6 . M 7 and M 8 are connected in Wilson currentmirror like-connectivity to define drain voltage of M 1 and M 2 ; and to provide larger headroom for the swing at these points in contrast to [11] . It also provides large output resistance at the output nodes V OP and V OM . This VGA-cell is typically used to get the coarse and fine steps by controlling R s and R f , respectively. The output voltage (V OP ) half-circuit of the low-frequency small-signal model for the differential amplifier is shown in Fig. 3 . The output voltage can be written as,
where g m5 is the transconductance of M [5] [6] , V gs3 is the voltage between gate and source of M 3, 4 , and r o9 is the output resistance of the transistor M 9-10 . r o5 is ignored, compared to 1/g m5. The input voltage V iP of the differential amplifier is then, ) // )( (
where I is the current flowing into r o11. Applying KVL on the output branch, V gs7 can be calculated as,
On the other hand, V gs3 can be related to V gs7 as, Using equations (1) through (5) and doing some mathematical manipulation, we can calculate the output voltage gain A V : It is worthy to mention that the effective transconductance seen by the degeneration resistance R s is enhanced resulting in small voltage loss from the input to the source of M 1 . As seen from (7), the voltage gain A V is independent of transistor parameters except for r o9 , and r o3 . In reality, R f and R s are chosen much smaller than r o9 , and r o3 , respectively. A V can then be approximately expressed as,
where n is the ratio (g m5 /g m3 ). As a result, the gain of the circuit is stable across process corner variations. In our design, n is chosen to be equal to unity whereas the ratio R f / R s should be designed to implement linear-in-dB gain.
Noise analysis of the proposed VGA
Half of the differential amplifier with equivalent noise sources is shown in Fig. 4 . The drain-source noise current generators of MOSFETs are considered. For noise sources of M 3,4 and the resistance R s , the total output noise can be calculated as [20] , The noise due to input transistor M 1 and resistance R f can be added to estimate the total input-referred noise as,
where,
, and
At low-gain settings, A v0 becomes small and so the last term in (11), defined by (10), dominates the noise performance of the circuit. As a result, R S should be chosen small enough for good noise performance. In contrast, at large-gain settings, noise performance 
Output CMOS Buffer
Our proposed buffer circuit [10] is shown in Fig. 5 The circuit is biased by two pairs of current sources (M 9 and M 10 ) and (M 11 and M 12 ); the former pair supplies low current to the main differential transistors, and so small loading-effect is observed at the input of the buffer. The latter pair is used to enhance the required current needed for driving large capacitive load. The feedback is accomplished through the level shifter M 5 and M 7 (M 6 and M 8 ) to increase the swing headroom for M 1 (M 2 ), and consequently the linearity.
Fig. 5. Proposed buffer circuit [10]
The output voltage (V oP ) half-circuit of the small-signal model is shown in Fig. 6 (half of the circuit is shown for clarity). One-half of the circuit is only considered for simplicity without loss of generality. If r oc, r o1 and r o7 are very large and the term r o3 g m3 is much greater than unity, the effective transconductance can be reduced to, ) 7 5 (
From (15), the overall transconductance is approximately improved by the closed loop gain from input to the ac current of M 3 -M 4 , through (M 1 , M 7 , M 5 , and M 3 ), which is very large. The overall transconductance was improved by a factor proportional to approximately g m r oc without increasing the basic transistor size. On the other hand, the THD is superior for our proposed cell compared to the FVF cell.
VGA implementation and simulation results

Variable gain amplifier
The VGA is implemented in 0.13-µm IBM CMOS process. The design equations, derived in the previous section, are used to guide our design. The VGA achieves the required bandwidth of 400 MHz with gain varying from -0.5 dB to 54 dB using 5-bits control-word. It consists of three identical VGA-cells. R s is used to generate coarse-gain steps of 16 dB each whereas R f is used to generate fine-gain steps of 2 dB each. Compensation capacitor array C s has been also used in parallel with R s to introduce a programmable zero into the transfer function that can be employed to widen out the bandwidth at large gain settings. The overall simulated variable gain amplifier current dissipation is 21 mA. Fig. 7 shows the gain plot versus gain-control word for the simulated and analytical results equation (6) ; the gain is clearly linear-in-dB. There is also good agreement between analytical and simulated plots across wide gain dynamic range from -0.5 dB up to 54 dB. The insensitivity to process variation has been also studied, where there are only 0.5 dB deviations from the results of the typical mean process parameters. Fig. 8 shows the frequency response for different gain settings. The bandwidth decreases as the gain increases, however bandwidth could be kept at its minimum value of 400 MHz by controlling the zero location without significant increase in power consumption. While the bandwidth at the maximum gain can achieve 400 MHz, the bandwidth at the minimum gain extends to 2 GHz. It is also worthy to mention that the peak occurs outside the bandwidth of interest.
The linearity performance of VGA is characterized by two-tone IIP3 test. It was measured by applying two tones of 100MHz and 120MHz at the lowest gain mode. The result is shown in Fig. 9 where IIP3 is equal to17.6dBm. Table 1 compares our work against others' work in the literature. The GBW/power is taken as a figure of merit for a reasonable comparison. Our VGA shows the highest figure-of-merit. The circuit also Table 2 summarizes the crucial simulation results of the overall variable gain amplifier with the output buffer at maximum and minimum gain settings. The buffer is loaded with a capacitive single-ended load of 2 pF. The noise performance of the circuit is dominated by the VGA, Table 2 ; the buffer noise is insignificant because of its large transconductances and so small input referred noise. Power dissipation (mw) 37.5
Fig . 10 shows the frequency response of the overall VGA at the extreme gain settings. As seen from Fig. 10 , the frequency response extends for more than 400 MHz. Although the small-signal bandwidth can be as large as 1.5 GHz, the effective bandwidth is limited to 400 MHz only, for output voltage swing of 1 V dpp with the aforementioned loading, owing to the slew-rate limitation.
Conclusions
This paper presents a low-voltage CMOS VGA. It achieved wide bandwidth over wide dynamic gain range from -0.5 dB to 54 dB. With this circuit topology, the gain and bandwidth can be programmed independently. The circuit has been designed and implemented using 0.13 m IBM-CMOS process with supply voltage of 1.5 V and power dissipation of 37.5 mW to drive 2 pF single-ended capacitive loads. 
